Communications on Applied Electronics |
Foundation of Computer Science (FCS), NY, USA |
Volume 1 - Number 3 |
Year of Publication: 2015 |
Authors: Zaveri Himani, Vala Brijesh |
10.5120/cae-1532 |
Zaveri Himani, Vala Brijesh . Structural Analysis of Efficient Error Control Scheme in PLC Environment. Communications on Applied Electronics. 1, 3 ( February 2015), 29-32. DOI=10.5120/cae-1532
Turbo codes are attractive compared with Low Density Parity Check (LDPC) codes for Forward Error Correction (FEC) applications mainly due to their better performance, specially at low Signal-to-Noise Ratio (SNR) as are common in Powerline channels. Turbo Code is patented hence it is costlier for HomePlug device so it cannot be used. For small block length other code like LDPC which gives better performance as Turbo Code but at low SNR. Complexity of LDPC is increased when block length increase and it works well with low code rate. Complexity of Polar code is not increase even though its block length increases. The objective of this paper is to implement Polar code on PLC Channel to reduce the complexity and improve BER using specific Block Length.