Communications on Applied Electronics |
Foundation of Computer Science (FCS), NY, USA |
Volume 1 - Number 7 |
Year of Publication: 2015 |
Authors: Vaishnavi.m, M.jayasheela |
10.5120/cae-1578 |
Vaishnavi.m, M.jayasheela . An improved Neural Network Design with Asynchronous Programmable Synaptic Memory. Communications on Applied Electronics. 1, 7 ( May 2015), 1-6. DOI=10.5120/cae-1578
The electrophysiological behavior of real neurons is emulated by the silicon neuron. The network of neurons helps to obtain accurate results for a complicated system which has a non-linear behavior. The network is integrated on a single VLSI device and implemented in various fields as Neural Network. Neural Network is comprises of Asynchronous circuit, Memory architecture, Neuron, and Synapse circuits. The fast access, connectivity and power hungry operation are based on the Asynchronous and memory circuits. Since the power consumption has become a major limiting factor in any VLSI design, the proposed work presents an efficient Neural Network Architecture whose power consumption is minimized by differential and symmetrical properties of the modified C-element in the controller and 10T SRAM cell in the memory Architecture respectively.