Call for Paper

CAE solicits original research papers for the January 2019 Edition. Last date of manuscript submission is December 31, 2018.

Read More

Design of Conventional and Modified Router Design for NOC and its FPGA Implementation

Manjunatha S.. Published in Wireless.

Communications on Applied Electronics
Year of Publication: 2018
Publisher: Foundation of Computer Science (FCS), NY, USA
Authors: Manjunatha S.

Manjunatha S.. Design of Conventional and Modified Router Design for NOC and its FPGA Implementation. Communications on Applied Electronics 7(18):1-5, July 2018. BibTeX

	author = {Manjunatha S.},
	title = {Design of Conventional and Modified Router Design for NOC and its FPGA Implementation},
	journal = {Communications on Applied Electronics},
	issue_date = {July 2018},
	volume = {7},
	number = {18},
	month = {Jul},
	year = {2018},
	issn = {2394-4714},
	pages = {1-5},
	numpages = {5},
	url = {},
	doi = {10.5120/cae2018652775},
	publisher = {Foundation of Computer Science (FCS), NY, USA},
	address = {New York, USA}


FPGA Based Systems are helpful improves the performance metrics with high throughput for SOC and NOC Based designs. NOC is an integration of complex-network system into single-device or a chip. This reduces the manufacturing cost of SOC, increases the performance and reduces the time-consumption. In this paper, two different types of NOC Designs are synthesized and implemented. Firstly, Conventional NOC 2X2 Router includes the 5-channels namely, local, east, north, south and north. Each channel is having 2 Multiplexors along with cross bar switch. Secondly, Proposed NOC 2X2 Router includes 4 Nodes and each Node is having the priority encoder, Random arbiter and router design using XY Algorithms. The proposed designs executing in Xilinx 14.7 and simulated using Modelsim. The outcome of executed scheme gives detailed results with their input and output. The system design is synthesized in Xilinx 14.7 ISE using Verilog and simulated in Modelsim 6.3f and these implemented on FPGA board of version Artix 7. The performance analysis of Proposed NOC 2X2 Router over Conventional NOC 2X2 Router is improves the area overhead and it is tabulated.


  1. Wang, Albert ZH. On-chip ESD protection for integrated circuits: an IC design perspective. Vol. 663. Springer Science & Business Media, 2006.
  2. Brune, Harald, et al. Nanotechnology: assessment and perspectives. Vol. 27. Springer Science & Business Media, 2006.
  3. Hwang, L. James, and Reno L. Sanchez. "Method and system for integrating cores in FPGA-based system-on-chip (SoC)." U.S. Patent No. 6,941,538. 6 Sep. 2005.
  4. Kim, Jae-hyun. "System on chip processor for multimedia devices." U.S. Patent No. 7,171,050. 30 Jan. 2007.
  5. Benini, Luca, and Giovanni De Micheli. "Networks on chips: A new SoC paradigm." computer 35.1 (2002): 70-78.
  6. Windhorst, Torsten, and Gordon Blount. "Carbon-carbon composites: a summary of recent developments and applications." Materials & Design 18.1 (1997): 11-15.
  7. Sahoo, Swetaleena. Network on chip modelling using CDMA concept. Diss. 2014.
  8. Marculescu, Radu, Jingcao Hu, and Umit Y. Ogras. "Key research problems in NoC design: a holistic perspective." Hardware/Software Codesign and System Synthesis, 2005. CODES+ ISSS'05. Third IEEE/ACM/IFIP International Conference on. IEEE, 2005.
  9. Biber, Jeffrey A., and Zon-Hong Hsieh. "Host network communication with transparent connection devices." U.S. Patent No. 5,170,394. 8 Dec. 1992.
  10. Chiang, Ching-Chuan, et al. "Routing in clustered multihop, mobile wireless networks with fading channel." proceedings of IEEE SICON. Vol. 97. No. 1997. 1997.
  11. Wu, Ji, Dezun Dong, and Li Wang. "NoC power optimization using combined routing algorithms." Computer and Information Science (ICIS), 2017 IEEE/ACIS 16th International Conference on. IEEE, 2017.
  12. Lan, Yun Long, and V. Muthukumar. "Efficient virtual channel allocator for NoC router micro-architecture." System-on-Chip Conference (SOCC), 2017 30th IEEE International. IEEE, 2017.
  13. Hadi Mardani Kamali*, Shahin Hessabi. "AdopNoC-A fast and flexible FPGA based Noc algorithm." Department of Computer Engineering Sharif University of TechnologyTehran, Iran.
  14. Malviya, Swati, H. O. D. I. T. Former, and MITS FMS. "Five Port Router for Network on Chip." Proc. of ARRL and TAPR Digital Communications Conference. 2010.
  15. Rohini, Udupi, G. R., and G. A. Bidkar. "Design and implementation of deadlock free NoC Router Architecture." International Journal of Advanced Research in Electronics and Communication Engineering 2.4 (2013): pp-485.
  16. Kale, Ms AS, and M. A. Gaikwad. "Design and Analysis of On-Chip Router for Network On Chip." International Journal of Computer Trends and Technology, July to Aug 2011 (2011).
  17. Grandhi Sai Anirudh, Soumya J Routing algorithm for applications Specific on chip with irregular core sizes. 2017 IEEE International Symposium
  18. Xin Jiang, Xiangyang Lei, Lian Zeng, Takahiro Watanabe"High performance virtul channel fully adaptive thermal aware routing for 3D NoC" Graduate School of Information, Production & Systems, Waseda University.(2017)
  19. Palesi, Maurizio, Shashi Kumar, and Vincenzo Catania. "Bandwidth-aware routing algorithms for networks-on-chip platforms." IET computers & digital techniques 3.5 (2009): 413-429.
  20. Imbewa, Abdelrazag, and Mohammed AS Khalid. "FLNR: A fast light-weight NoC router for FPGAs." Circuits and Systems (MWSCAS), 2013 IEEE 56th International Midwest Symposium on. IEEE, 2013.
  21. Bhanwala, Amit, Mayank Kumar, and Yogendera Kumar. "FPGA based design of low power reconfigurable router for Network on Chip (NoC)." Computing, Communication & Automation (ICCCA), 2015 International Conference on. IEEE, 2015.
  22. Kendaganna Swamy, S., Anand Jatti, and B. V. Uma. "Performance enhancement and area optimization of 3× 3 NOC using random arbiter." International Advance Computing Conference (IACC). 2015.


System on chip (SoC), Network on Chip (NoC), Router, FPGA